



RADC-TR-80-394 Final Technical Report April 1981



AUTOMATED TESTING OF MICROPROCESSOR CHARACTERISTICS IN RADIATION ENVIRONMENTS

Spire Corporation

Frederic L. Milder



APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

ROME AIR DEVELOPMENT CENTER
Air Force Systems Command
Griffiss Air Force Base, New York 13441

THE FILE CO

81 6 25 023

This report has been reviewed by the RADC Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RADC-TR-80-394 has been reviewed and is approved for publication.

APPROVED:

Walter MShedd

WALTER M. SHEDD Project Engineer

APPROVED:

Clarence D' Junes

CLARENCE D. TURNER

Acting Director, Solid State Sciences Division

FOR THE COMMANDER: John S. Kuss

JOHN P. HUSS

Acting Chief, Plans Office

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (ESR) Hanscom AFB MA 01731. This will assist us in maintaining a current mailing list.

Do not return this copy. Retain or destroy.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM		
	RADC TR-80-394	A 100 6 40	3. RECIPIENT'S CATALOG NUMBER	
	A TITLE (and Subtitle) AUTOMATED TESTING OF MICROPROCES CHARACTERISTICS IN RADIATION ENV		Final Technical Report 30 May 78 — 30 Jun 80	
	· · · · · · · · · · · · · · · · · · ·		S: PERFORMING O TO: REPORT NUMBER N/A	
,	Frederic L. Milder		8. CONTRACT OR GRANT NUMBER(*) F19628-78-C-0118	
	9. PERFORMING ORGANIZATION NAME AND ADDRESS Spire Corporation Patriots Park Bedford MA 01730		10. PROGRAM ELEMENT PROJECT TASK AREA & WORK UNIT NUMBERS 62702F 46002023	
	Deputy for Electronic Technology Hansem AFB MA 01731	(RADC/ESR)	April 1981 3. NUMBER OF PAGES 49	
	14. MONITORING AGENCY NAME & ADDRESS(II different Same	t from Controlling Office)	UNCLASSIFIED 15. DECLASSIFICATION DOWNGRADING , SCHEDULE	
17. DISTRIBUTION STATEMENT (of the ebetract entered in Block 20, if different from Report) Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Dr. Walter M. Shedd (RADC/ESR)				
Summary of tasks performed in compliance with contract requirements. particular: initial results for automated test procedure for RCA CDP microprocessor; interfacing magnetic bubble memory to microcomputer an generating memory exercise procedures for radiation effects testing; setting up and testing basic elements of a centralized microprocessor automated testing facility; design and fabrication of portable, pulsed exposure test system; adaptation of portable system to TMS 9900; software				

DD 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE


UNCLASSIFIED

UNCLASSIFIED

نم	SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)				
	Item 20 (Cont'd)				
	development for running test system with TMS 9900.				
L					

TABLE OF CONTENTS

Section		Page
1	INTRODUCTION	1
2	TESTING CONCEPTS	2
3	REVIEW OF FIRST YEAR OF CONTRACT	6
4	REVIEW OF SECOND YEAR OF CONTRACT	8
	4.1 The Microprocessor Test System Hardware 4.2 Software for the Testing of the TMS 9900	11 16
5	RECOMMENDATIONS FOR FUTURE WORK	20
	5.1 Status at the Conclusion of the Current Contract	20 20
	APPENDIX I - Circuit Diagrams for the Microprocessor Test System	
	APPENDIX II - Assembly Language Codes for the 900/100M	



LIST OF FIGURES

Figure		Page
1	Three-pronged Approach to Radiation Testing of Microprocessors	. 3
2	Microprocessor Test System Concept Using Reference Device as Controller	. 5
3	Microprocessor Test System Block Diagram	. 9
4	Block Diagram of the Comparator System	. 10
5		. 12
6	Solution to Separate, Synchronized Clock Drivers for the RD and the DOT	. 15
7	Power-Up Sychronization	. 17
8	Memory Map of 990/100M During Radiation Testing	. 19

EVALUATION

This is the final report under contract F19628-78-C-0118. The objective of this program was the development of efficient methods for the automated testing of microprocessors and other LSI circuits in radiation environments. The program has resulted in a test system capable of detecting both transient and permanent failures caused by radiation and also capable of recording the errors all under the control of a reference microprocessor. The system compares the results of the device under test with a reference device and thus is adaptable to a variety of circuits. The report covers the period from May 1978 – June 1980 and summarizes the design of the test system which is expandable up to 64 test lines. This effort was part of the radiation hardened technology program under TPO R4D.

Walter MSkedd

WALTER M. SHEDD Project Engineer

SECTION 1 INTRODUCTION

This is the final report for contract number F19628-78-C-0118 (contract dates 30 May 1978 - 30 June 1980). The objective of this program as stated in the contract was to "perform an investigation to identify and develop efficient methods for the automated testing and characterization of radiation hardened microprocessors and integrated circuits that will be functioning as components of C³". In this regard Spire has performed the following tasks:

- Set up, interfaced and debugged a Texas Instruments 92K magnetic bubble memory unit for use with a TMS 9900/100M microcomputer;
- 2. Set up, tested, expanded and interfaced as necessary, major components for the development of radiation testing programs and procedures of three microprocessors which were of interest: RCA 1802, TI 9900 and Motorola 6800;
- 3. Developed test procedures based on limited, reasonable coverage in a specific logical sequence designed to test microprocessors for failure modes (after radiation damage) and identify the problem areas in the hardware.
- 4. Designed, built and partially debugged a microprocessor test unit which is capable of detecting and recording both transient and "permanent" upset errors in operating processors during either pulsed or continuous radiation exposure (8 channels currently, expandable to 64).
- 5. Designed and built the necessary interface hardware and developed the necessary software codes to enable a test of the TMS 9900 microprocessor on the above system.

Section 2 of this report covers the concepts developed in the course of the contract and explains how they contribute to the overall picture of the radiation testing of microprocessors and other LSI circuits. Section 3 summarizes the work performed during the first year of the contract. Section 4 reviews the past year. Finally, Section 5, contains recommendations for the directions of future work.

SECTION 2 TESTING CONCEPTS

The approach taken to the radiation hardness testing of microprocessors and LSI circuits was three pronged (see Figure 1). At the most basic level, to test any LSI circuit properly, no matter what the procedures, a familiarity with that circuit must be developed. This was most easily done through working with the circuits in question. Thus, one aspect of the contract was centered around setting up, interfacing, evaluating, expanding and becoming generally familiar with the following components:

RCA COSMAC development/evaluation system
RCA CDP 1802 based microcomputer
Tektronix 4024 display terminal
RCA floppy disk memory
Texas Instruments TMS 9900/100M microcomputer
Texas Instruments TMS 990/302 development system
Motorola 6800 based microcomputer
Tektronix S-3260 LSI test system
Texas Instruments 92K bubble memory (BKA 0203A)

The second prong of the approach was to develop the concept for testing procedures capable of finding faults in the hardware of functioning microprocessors induced by radiation damage. These procedures were to use the Tektronix S-3260 system as the testing apparatus. The concept developed was to examine the processor, one functioning area at a time, e.g. data bus buffer and data bus, then the data register, then the scratch and register, etc. Thus, for example, in checking the data register, one would be assured that any error was indeed from that register and not from the bus. In this concept one would basically "walk through" the processor from the outside in, that is, from the most I/O oriented hardware to the most internal registers and data paths. After identifying this technique as desirable, a program flow chart to partially test the RCA CDP 1802 microprocessor was developed to demonstrate the concept. The above work, except for that dealing with the TMS 9900/100M and the TMS 990/302, was performed during the first year of the contract. The second year was spent on the concepts and work described below.





FIGURE 1. THREE-PRONGED APPROACH TO RADIATION TESTING OF MICROPROCESSORS

Since the S-3260 system is rather large and immobile, the above test procedure only has utility for permanent damage detection. That is, it is valuable for total dose failure tests wherein the device can be tested, exposed to radiation of a given quantity and then tested again. It is not useful for transient error detection or bit errors which do not involve permanent latchup, etc. Neither is it suited for testing for failures during pulled radiation exposure, since at present it has no hookup to the LINAC test area. For this reason a third prong to the total testing approach was necessary.

To test a microprocessor in the pulsed environment at the LINAC, a portable hardware system capable of detecting and recording errors had to be developed. The design used is based on comparing a device under test (DUT) to a reference device (RD), pin for pin. Since the RD had to be a microprocessor itself, and since such a test system would naturally be run by some sort of smart logic, it was decided to use the RD as the controlling device as well. Thus, a comparator system was built, one which could compare 8 pin pairs (expandable up to 64) and detect logic errors transient errors, and parametric failures. However, the comparator system itself is not smart. Rather, the RD is incorporated into a microcomputer which controls the comparator system and provides the test sequence for the DUT as well. This concept is depicted in Figure 2. Included in this design is a good degree of flexibility in the comparator system. Thus, for each microprocessor type to be tested, the comparator system hardware is modified slightly (mostly cabling), and a new RD/microcomputer and DUT are integrated into the system. The comparator system, as described, was designed and built, and a TMS 9900 RD and DUT were chosen for the first testing. Debugging of the entire integrated system has not been completed to this date.



alead it to the said

FIGURE A MICROPROCESSOR TEST SYSTEM CONTENT USING RECEPPENCE DEVICE AS CONTROLLER

SECTION 3 REVIEW OF FIRST YEAR OF CONTRACT

As previously stated, the first year of the contract was spent in two endeavors. One was to gain familiarity with the detailed workings of several microprocessors, the Tektronix S-3260 system and a bubble memory through a hands-on development of the hardware and software. The details of this process need not be included here, since an insignificant amount of new knowledge was produced in this regard, although many minor problems had to be overcome in the area of component interfacing. This work is generally reviewed in more detail in AR-10059.

The second major endeavor was to define procedures to systematically test a microprocessor (RCA CDP 1802 in particular), and identify malfunctioning regions of the processor in a "comprehensive style" test (i.e., not exhaustive, but complete). The test was supposed to take a reasonable length of time on the S-3260 system. It was decided, through literature research and discussions, that it was best to use methods which rely heavily on concepts like commonality of data paths and of functions and subfunctions. For instance, if two registers of an on-chip register array can be shown to be able to be loaded (separately, via a common internal data bus) into the accumulator, and if data from one register can be shown to be properly added to the contents of the accumulator, then the proper addition of data from the second register into the accumulator need not be explicitly tested.

The subfunction approach recognizes the fact that execution of any of the instructions of the microprocessor repertoire involves sequential and parallel usage of some subset of the relatively small number of intermediate-level functional blocks or subfunctions. Typical of these functional blocks are, for example, address and data buffers, the ALU, scratch pad registers, the instruction register and decoder, the accumulator register, etc. Thorough testing of some register, for instance, by multiple, varied usage of any one instruction, and then testing all over again using another instruction, is an example of the high redundancy of the "exhaustive" approach, which can be readily eliminated.

The thorough testing of a register array brings up two further considerations concerning simplification. Ideally, a register array should be tested with all possible

(i.e. 2^{16} = 65,536) words, one register at a time (thereby ignoring possible, but hopefully very slight, interregister interactions). One simplifying assumption is that in a particular class (i.e. on-chip scratch pad) of registers, one is the same as any other as regards radiation effects and hardness. Accordingly, only one register of each class need by thoroughly tested. If different registers (or sets of registers) reside at different places on the chip, long access paths to some but not other registers may vitiate the assumption of identical registers.

A second, more extensive simplification concerns the ideal 65K-word test of one or more of the registers. Semiconductor memory manufacturers are faced with the same problem and resort to testing with various "bit patterns". Among the more than 100 such patterns developed are all one/all zeros, checkerboard, walking ones, surround/disturb, etc. A dozen or so well-chosen test words should provide fairly complete coverage. Added to the above concepts is the additional comment that the most reasonable approach in any one processor would be to start with the functional blocks which are closest to the I/O paths and to work "inward" from there.

As an example of these procedures, a partial test of the RCA CDP 1802 microprocessor which was specifically oriented toward execution on the Tektronix S-3260 automated LSI test system was flow charted. It is in the form of a "dialog" between the microprocessor and the LSI tester, typically in the form:

- 1. Microprocessor requests next instruction
- 2. S-3260 checks levels and supplies the next instruction
- 3. Microprocessor inputs this "fetched" instruction, decodes it and executes it
- 4. S-3260 supplies requisite "memory requests" and tests resulting output levels.

Preparation for generating this testing procedure involved analysis of available technical literature on the 1802 internal architecture — to establish data paths, major registers and functions, any temporary or "hidden" registers or "transparent buffers", etc. — as well as the explicit details of the complete instruction set, so as to determine what can be or must be determined, and in what order.

The resulting test procedure was included as Appendix I of the annual report AR-10059.

SECTION 4 REVIEW OF SECOND YEAR OF CONTRACT

One major effort during the second year concerned the conceptual design, detail design and fabrication of the portable, self-contained system capable of detecting and recording transient upsets in microprocessors. The system concept is to compare a device under test (DUT) to a reference device (RD) which is simultaneously controlling the test system. As the system concepts developed, the block design of the system changed from that given in Figure 2 to that shown in Figure 3. The more detailed design of Figure 3 and the design of the comparator system shown in Figure 4 contain provisions for the following characteristics: (1) parametric error detectors are included which will detect transient upsets or output level errors; (2) the reference microprocessor is used as both the reference device and the controller of the test system; (3) the system records each error as it occurs, resynchronizes the DUT and RD and proceeds with further testing; (4) all pins of the DUT are tested; (5) the test instruction sequence is contained in either ROM, RAM or both, and is thus completely flexible and not limited in length.

The main hardware hurdle was the buffering of the microprocessors in such a way that the reference microprocessor could serve both as the RD and as the system controller. This was accomplished by having a bidirectional buffer for the RD and a unidirectional buffer for the DUT. (See Figure 3.) The electrical termination of the two devices is, however, equivalent. Also, the problem of resynchronizing the microprocessors after an error occurrence without having to reenter a monitor program had to be dealt with. This was achieved in a microprocessor-independent fashion by the combined use of custom hardware and a well-defined software approach. The solutions to the above problems and details of the system will be discussed in the next subsection 4.1. Subsection 4.2 deals with the adaptation of the test system to the intended radiation testing of a TMS 9900 microprocessor through software. The test system control software developed and written (in assembly language code) for the 9900 was the second area of major effort during the last year of the contract.





FIGURE 3. MICROPROCESSOR TEST SYSTEM BLOCK DIAGRAM



the second secon

FIGURE 4. BLOCK DIAGRAM OF THE COMPARATOR SYSTEM

4.1 THE MICROPROCESSOR TEST SYSTEM HARDWARE

The hardware which comprises the microprocessor test system consists of six major elements: comparator system, reference microprocessor, test microprocessor, bidirectional buffer, unidirection buffer and main microcomputer board. Figure 5 shows this hardware, built for the system under this contract. Let us group these units into three functional groups. The first group, the RD, the bidirectional buffer (BB) and the main board (MM), make up a functioning microcomputer. Peripherals, support boards, additional memory, etc., can be added to the MM as desired in the usual fashion. The buffer is transparent to both the RD and the MM. This complete microscopic ter is the controlling device for the system. The memory ROM and RAM conta : the monitor and monitor support codes, (2) the program codes for running the test system and (3) the actual codes designed to exercise the DUT microprocessor. The cables connecting these components are all 64 lines, so that any microcomputer on the market today can be handled. To convert the buffer from use with one microprocessor to use with another, a few control lines on the BB must be reconfigured. These lines control the breakup of the total 64 lines into input, output, power and I/O line groups, which of course change from processor to processor. The present BB is configured for a TMS 9900, since this was the major processor of interest for testing. The circuit diagram for the bidirectional buffer (Buffer Board A) and cables are included in Appendix I.

The unidirectional buffer (UB) and the DUT make up the second function group of the system. The UB is transparent for the DUT receiving input from the NM and also terminates the DUT output. Because the UB is one-way, however, the MM never receives any signals from the DUT. From the standpoint of the MM, the UB locks like a constant load. Thus, the DUT receives instructions, memory fetches, etc., from the MM in synchronization with the RD, but its outputs are ignored by the test system (except in the comparator). The UB is included in Appendix Las Buffer Board B.

The third functional group of the total system is comprised of the comparator system circuits. The block diagram was shown in Figure 4. As the DUT and the RD are functioning in parallel, the comparator system is comparing their outputs, pin for pin. The present system is built up for 8 lines only, but the design includes expansion to 64 lines. For a DUT response to be considered correct, it must pass two tests. First, it must be logically equal to the RD response. Thus, each line in the DUT is logically





FIGURE 5. TEST SYSTEM HARDWARE: Power Supply, Card Cage With Backpanel Wiring, Cables, Processor Test Box, and Comparator, Buffer and Control Boards


compared to the identical line in the RD. If the two are not in the same logic state for the entire time for which the data is supposed to be valid, a logic error is flagged for that line. The second test that must be passed is a parametric test. The logic level must be within certain voltage specifications for the entire data valid period for that line to pass its parametric error test. If not, a level error is declared for that line.

The possible combinations of level and logic errors which can be detected are as follows:


A. System will detect ±4 ns slew on normal logic pulse; e.g., if logic l




B. System will declare a <u>level error</u> if a "glitch" of 200 mV with 10 ns basewidth is present.



C. System declares <u>level error and logic error</u> if "glitch" reaches the opposite logic state.



- D. System will declare a <u>level error</u> for a logic signal deviating from the valid regions by >20 mV for a large fraction of the strobe width.
- E. System will declare a <u>logic error</u> if logic level is valid for the entire strobe width but is in disagreement with the "standard" logic state.



Once either a logic or a level error is flagged by the error detectors, that error condition and the error conditions of all the other lines being tested is latched, and a signal is sent to the control logic. The control logic then sends an interrupt to the microcomputer signalling that an error has occurred. At this point, all further signals to the comparator system are ignored, except control signals coming from the microcomputer.

The response of the computer is a set of sequential signals which turns on the tri-state buffers one at a time, along with the output buffer, so that the latched condition at the time of the error is placed on the I/O bus (for the acceptance by the computer) in one byte segments. Then the computer resynchronizes the processors (to be discussed), resets the comparator system and continues testing as desired. The entire circuits for the error detectors, latches and buffers for eight lines and the control functions are included in Appendix I as the comparator and control boards. The expansion to more pins is simply a matter of copying the detector/latch/buffer circuits as necessary and tying into the control logic (which is only a few lines).

Synchronization of the microprocessors at the initial powerup and after error detection proved to be a major difficulty. First of all, the TMS 9904 four-phase clock was not capable of driving two 9900 processors. Therefore, one 9904 was used to drive two additional 9904 clocks, one for each processor. This is shown in Figure 6. This is all right, except at powerup. After powerup, the relative phases of the two processor-driving 9904's is arbitrary. The two clocks must be brought into




FIGURE 6. SOLUTION TO SEPARATE, SYNCHRONIZED CLOCK DRIVERS FOR THE RD AND THE DUT

synchronization. This problem was solved by having a gate between the primary clocks and the secondary clocks. Figure 7 shows the block diagram. The one-shots are adjusted so that every time the momentary closure is pushed, one clock pulse is removed from the OSC IN line going to one of the secondary clocks. This shifts the relative phase by 90°. The synchronization is monitored by an LED, which turns off when the clocks are in phase. The circuit for the powerup synchronization is included in Appendix I, on the buffer boards.

The second part of the synchronization problem arises when the DUT makes an error. After this occurs, the DUT is in an unknown state. In order to resynchronize the processors, a reset must be used, since on most processors a reset signal is the only one which is always responded to on the next phase-one clock pulse, no matter what the processor status. However, upon reset, one does not want to go back to a monitor; one wants to continue testing. The solution was to have the processor initiate its own reset and simultaneously set a hardware flag on the control board. It then of course responds to its reset, but before it goes to the monitor, it checks the flag. If this flag is set, it does not go to the monitor, but rather, continues testing from the point of interrupt. The circuitry for this part of the control system is also included in Appendix I, on the control board.

More discussion on the details of the subunits is included in various quarterly reports.

4.2 SOFTWARE FOR THE TESTING OF THE TMS 9900

The software for the error detection, system control, error storage and test sequencing for the TMS 9900 was written during the latter part of the year, using the 990/302 development system. The code consists of four modules (SETUP, SYNC, ESCAPE, ERROR), the message list for I/O and an addition to the resident monitor called PSMON. The purposes of the modules are as follows:

SETUP - Does all of the initialization of the program: sets up workspaces, enters branch instructions into the interrupt vector locations, sets aside a stack in RAM for storage of the error conditions of the DUT and handles the proper entry or reentry into the test code. (The test code is that code, yet to be written, which will be the actual sequence of instructions that the DUT is being tested with during exposure.)




FIGURE 7. POWER-UP SYCHRONIZATION
A momentary connection removes one pulse from the OSC IN of the DUT 9904 clock.
This shifts the phase by 90°.
(The 9904 is a four phase clock.)

- SYNC Triggers the synchronization reset and setting of the self-reset flag.

 Upon return from the reset the program returns to the test code at the point of the error interrupt.
- ESCAPE Allows the escape from test code during execution: Hitting the ESC key causes a return to the monitor.
- ERROR Receives the interrupt when a DUT error occurs. It turns off the comparator system, stores the error condition one byte at a time on the error stack, tests for overrunning the allowed stack space, resynchronizes the processors through use of the SYNC module and returns.

The PSMON addition to the resident monitor precedes the first instructions normally executed by the monitor. This segment of code tests the flag which is set when the software issued reset is used. If the flag is set, the execution is transferred to the SYNC reentry point. If the flag is not set, execution is continued at the top of the usual monitor. This code addition is to be resident in the monitor EPROM (low addresses).

The memory map of the microcomputer for radiation testing is shown in Figure 8. The assembly language codes for the above modules are included as Appendix II.




FIGURE 8. MEMORY MAP OF 990/100M DURING RADIATION TESTING

SECTION 5 RECOMMENDATIONS FOR FUTURE WORK

5.1 STATUS AT THE CONCLUSION OF THE CURRENT CONTRACT

The status of the test system hardware and software at the conclusion of the contract is as follows:

Hardware - All circuits for the testing of eight lines of a processor have been built. The adaptation of the buffer boards for the TMS 9900 has been completed, including the clock driver circuits. Cables for the 9900 board connectors have been fabricated. Board modifications of the 990/100M computer to accommodate the I/O, control and inclusion of the PSMON have been made. The monitor has been moved from 2708 EPROM's to 2716 EPROM's to allow for EPROM expansion with the relevant codes. The hardware is only partially debugged.

Software - All modules mentioned have been written and debugged. Further testing must await the complete debugging of the hardware because certain functions can only be tested with real I/O or with hardware emulation. The actual test code has not been written, and EPROM's have not been burned.

Summarizing, to bring the total system on line for testing eight lines of a TMS 9900 (four data lines, bidirectional; four address lines, output), the hardware must be debugged as a system, the software must be tested with the real hardware and the codes must be burned into EPROM.

5.2 FUTURE EFFORTS

Once the system is checked out, the next major task would be the writing of the test code for the actual radiation testing. This could be approached from two possible directions. One would be to follow the concepts devised in this contract of "walking through" the processor from the outside. To do this, one would have to become more familiar with the 9900 and to go through a careful study of the interal architecture. Alternatively, one could first take a more needest approach of defining small execution

loops using only a few instructions at a time and testing these loops individually. This technique has been successfully adopted by Tom Ellis of the Naval Weapons Support Center (IEEE Trans. NS-26, 4735 (1979)). Either way, with the completion of the system developed under this contract, the combination of being able to do parametric testing as well as logic testing during pulsed radiation exposure should be a valuable and unique capability.


Further efforts should include work on the expansion of the system to at least 32 lines and intensive testing on the system susceptibility to interference from the LINAC. Additionally, one would want to be working on the software and hardware maintenance necessary to test other processors as well as the minor modifications to the 12L version of the 9900 (SBP 9900) and, of course, to actually go ahead with radiation testing.


APPENDIX I


CIRCUIT DIAGRAMS FOR THE

MICROPROCESSOR TEST SYSTEM


(Including adaptation for the TMS 9900)







2 BUFFER BOARD A 100 7 7510 ્યાર ~ેંે.યુ BUFFER BOARD A 2 Control of the Contro Spire SPIRE CORPORATION
Spire SPIRE CORPORATION
E SPIRE CORPORATION
E SPIRE CORPORATION
E 4D656 303 0272 ja sa o segara ppin, to ib 🎉 10



NOTES D JA2-20, 70<u>4</u>: 6 WESET <u> 152</u> 5, 42 ī 41,0A0 JA2-22 <u>15:3</u> → 7 1AG JA2-365 52.43 53.44 <u> ,54</u> →> **5** \$ 1 JA246 0445 -55 s 9.02 55.46 J 5-6__ <u>-29</u>-¢3 JA2 52 С JA2:50, Ch 47 25.84 JA2-4 4.9 - <u>5-e</u> 32. 4.8. 49 JA2.3 +> 5.9 <u> 26</u> i. . . 35.10 - 4-5-JA2-10 5-0 JA 2-12 34 . 2 J5-11 A JA2 4 - 54. 15: 3 __33.;.3 <u>и</u>г. -5.3 <u>-62</u>-626- -WKagana __A/36, \. A2 6 64 : 5-56-JA2 34 15.6, — v 68 JA2-6J, 2.vcc JA252,) <u>___59</u>.v A .83 43,62 <u>-42 66</u> }-27. V75 14264 ·5 cc, , <u>--42</u>, vss JA2 68 VX 4405... -___A2 6____ <u> 2525,</u> A = = = -- دروړ<u>، کې ست</u> В _ - A - 523 V 5.6. A = -4 🛶 . . . -528, CBIN A ٠.٠٠ A-3--_ __BUFFER_BOARDOLA_SA-2 A TALITY LAGOLAGE. THIS I' ... 26 FRCM DA

g i

.


 $\overline{\mathbf{A}}$

REVISIONS DATE APPROVED DESCRIPTION D **←** 5.29 -< < JAI-20 5 . 42 -(+15.3€ CENTER -<€1531 __ √ (JA1-24 32.43 5 3.44 --₹€15:32 -(-JAI-26 - (LUS-33 JAI-28 0445 _______AI-30 ~ (<u>U5-34</u> 55.46 . . C 15.35 4.8 Z 25:36 - (J5 27 ~ (J5-38 و: ور -((J54) 41.42 **≺**←15-11 .. (4 -(--25-23 : 5-56 _____ 44<u>544</u> ___A_50____ - (JA2 44 A . 24 a _23 _ ... JA242 2.3 <u>ـ .23 ج م</u> _ 5.5 س پ 40. JA1 4 A ____ JA : 6 4.3---24/ **4** BUFFER BOARDS A- & A-2 MICAS ୧୫ ୧୧୯ କଥାରେ ଜଣ ଅନ୍ DESCRIPTION PART NO OR PARTS LIST DIMENSIVAS ARE IN INCHES
DIMENSIVAS IN PARENTHESIS CONTRINO
ARE IN MILLIAM TERM SPIRE CORPORATION BEDFORD MASS 0/130 INCESS OTHERWISE SPECIFIED ्राष्ट्र कर के इस्ता spire TOTAL MANES AND COMPANY COMPAN System Conference Consultation 1 1 -- **D** 4D656

	The information discussed the second result of the			
	Single State Photograph of Table 1971 and the Table			
	NOTES			
D				
		ı		
		185.50		6
			.64	<u> </u>
		J82 36,	.e3p.	رجين سيد
С			2.5	;
1				
		P2:4		
		<u> </u>	<u> </u>	C. g. p. v
		UB2-32 UB2-5	6.5	
-		~B5-24 >		
		JB2-58 JB2-60.		
		185.65	.6.19	ي ورفرست
İ		92.66 92.64	-6-20, > 	
		-82.68		
		92.6	<u> 1657</u>) /	
В		.32.55,	.6.24 s	·
_				
		J82-38 J81-51	6.23.\\ 6.28.\\	
		•		
				-
	BUFFER S	80 ARDS 8- 38-2		
	· · · · · · · · - · · · · · · ·			<u> </u>
A				
	ľ			

				——···	RE VISKINS		
				ZONE LTR	DESCRIPTION	SATE APPRO	ĀĒĎ.
				•			
							- 1
							l
							- 1
							- [
			<u></u>				
			1				-
							- 1
~-							
		16:59					- 1
		, 163.	4, 48, 22				
	: 2.43	(, 56.5)					- 1
	.44	. 36:32 5:33	<u>9.96</u> Jubi 28				
			, y8/30 , y8/30				
		2,635	(v 8) 32				- [
			.51.34				
	· - ·	<u> </u>					
							İ
		• • • • • • • • • • • • • • • • • • •					ĺ
 93	,		, B 44				
25.		, t 4c					1
	4			-			
	; 	, 5644	+ BI 50				
		ا اول					l
	• • • • • • • • • • • • • • • • • • •	2 90 ,	(182.42	 -			1
	• • • • • • • • • • • • • • • • • • • •		, JB2 40	_			1
	A 12=1	,,,	. √ 68 JC				- 1
				_			-
	36.	4, 96	- 68-26 - 182 <u>2</u> 4				
	**************************************						1
	A	99	. ↓J8i+6				上
	A 9 - 2 - 1 - 1 - 1 - 1 - 1	51.62	JB⊦I4				⊢
	A-15 - 4						ł
	* -			_			J
	A 1.7	<u> </u>					ł
	A 4		€∪8:-4				
		()	· · · · · · · · · · · · · · · · · · ·				ł
							H
par ge	sang a law		_BUFFER BOA	<u> </u>			- 1
							-
							1
		<u>(ਜ</u>	PART N	0 0 0	DESCRIPTION	MATERIAL SPEC	-
		· 	MO DENTIFY	NG NO	71 167		
			DIMENSIONS ARE IN INCHES		TS LIST		
			ARE IN WICK METERS	TRING		RE CORPORATION	- }
			TOLERANIES ARE	3. 2 8.2 5 2.25 8	spire	EDFORD, MASS 01730	_
			E MALS INCHES MM CHE				-
		21	ALE !	· · · · · · · · · · · · · · · · · · ·		ESSOR	
			ALT ONS APP	TH DEGN ACT APPAL	SUZE CODE IDENTINO TORANINA	, NO	NEV
			L'ERIAL	UNIT ON BETTY		3 C 125	
		NEET ASSY USED ON	· · · · · · · · · · · · · · · · · · ·	TACT APPVL	- D 4D656		- 1
		AFFLICATION				SHIET 27	

NOTES D U16 C ₿ - 49 A JII a trade de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la com Francisco I Complete State State State 28



.

APPENDIX II
ASSEMBLY LANGUAGE CODES FOR THE
990/100M CONTROL OF THE TEST SYSTEM

```
MIJFJ
1013
                          107
                                  230) <sup>*</sup>
1115
            2300 1200
                          2.00
                                                 DRAFT AUGRECE RE CODE TO FUN MICKE
0.20
            7723 1742
                          301
                                 33.33
                                                  DAME WITH THREE
            9943 1799
8831 Elwa
                                                  BOARD KENN RUTBO
                                 连连43
3530
                          23J
                                 FF33
                                                 BOARD WEEK OFFICE
3340
                          334
                                                 ភពនិង ៤៧៣
                                 33.3
0050
                          2001
            0460 BRA
0.030
                          300
                                 -0450
                                                 INTERPURT 5 VECTOR
0070
            0015 13175
                         300
                                  1.11
                                  9912
            ATHI SIEC
                                                 INTERFURT 4 VECTOR
3333
                          371
9999
            SF24 VEIT
                                  77<u>3</u>1
                                                  STATE MESTER
                         EMJ
                                                 HUMBER OF BYTEO RER ERROR
HUMBER OF ERRORS ALLOWED IN STASS
0100
            0004 377
                          3,1,1
                                1
                          300
230
300
            000A HUM
                                1.0
5110
                                                 ASSIL F
ASSIL F
ASSIL EDS
3120
            4800 8
                                 4899
21:3
            3200 2
                                  5200
            1300 EIII
                          \mathbb{Z} \mathbb{P} J
31.40
                                 1300
                          370
            0120 IDHT
11:50
                                 120
                                                 COBREGO BACE ADDRESS
                                                 IMPUT BAIE ADDRESS
3130
            0130 IMST
                          30.4
                                  130
9173
9119
                                                 IHTERRURT BASE ADDRESS
            0100 1492
                          END
                                 - 1 (00)
            0030 JER
                                ×3:0
                          3.34
                                                  SERIAL BASE ADDRESS.
            ភូភូភូគ ភិភូ
0131
                          7.00
                                Ü
            0001 21
                          3.9U
0132
                                1
1121
                          3.00
            0.103 23
9194
             0000 23
                          ENU
                                 3
                          304
31:5
            0.104 24
                          300
            9005 25
                                 5
2133
3137
            999E 85
                          \mathbb{E}^{\mathbb{P} \cup \mathbb{I}}
61 . I
             1117 27
                          EM
             3313 243
3133
                          371
             1114 24
11:00
                          \mathbb{E}[A]
3131
             9 mg 4 2/1 m
                          \mathbb{Z} \mathbb{Z}
                                1.0
1134
             110 211
                          [T_{ij}]_{i,j}\}
                                1.1
             May 212
3193
                          314
                                1.2
             1002 71.
                          300
01.34
                                1.3
1:5
             0.0003 - 21.4
                          COUR
                                1.4
             1117 715
                          E 41 15
01.44
0200
                           3 32 33T-14
0210
                           D 39 E 34J+11
0220 0000
```

0230 0000 🔸			
92 4 0 0000 •			
0250 <u>200</u> 0	ACRE	>2000	<<<< SETUP SEGMENT >>>>
0260 E000 •			seron seonem yyyy
9270 2000 0300 BETP	LIMI	ð	TURN OFF ALL INTERRUPTS
2002 0000		•	TOWN BIT THEE THICKNOT IS
0230 <u>2</u> 004 02 <u>2</u> 0	: UPT	STMP	SETUP THE WORKSPACE
3006 FF43			SELON THE WORKSTHOE
0290 2009 0205	; 1	25.37NO	SYNC ENTRY POINT
300A 2 100			OTTO ETTEL TOTAL
0300 Z000 02 0 5	LI	R6+37WP	ADDRESS OF SYNO WORKSPACE
2002 FF23			THE WORKSTHOE
9319 201 0 9207	LI	R7.VECT	SYNO VECTOR (UP, PC)
E012 FF24			71112 72313N SW 31 02
0320 Z014 CDQ&	MOV	86. •87+	SYMO WORKSPACE INTO SYMO VECTOR
0330 201 3 0505	MOV	25, •27	SYNC ENTRY POINT INTO SYNC VECTOR
0340 201 3 020 1	LI	R1+8RA	MACHINE CODE FOR BOX
201A 0460			The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s
0359 E018 0202	LΙ	R2,530	ESCAPE ENTRY POINT
5015 € 200			
0330 2020 0203	LΙ	R3.EPR	ERROR ENTRY POINT
2022 22 50			
0370 2024 0120	1107	⊋INT5,84	INTERRUPT 5 VECTOR PC INTO R4
2025 0015			
0330 2023 J D 01	MOV	R1++R4+	BD> INTO FIRST INSTRUCTION WORD
0330 <u>2</u> 02A 2503	MIN	R3++R4	ERR ENTRY INTO SECOND WORD
0400 E020 0120	707	DINT4+84	INTERRUPT 4 VECTOR PC INTO R4
ã0ã⊆ 0012			The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s
0410 E030 CD01	MOV	R1• ◆R4+	FIRST INSTRUCTION WORD
0 4 20 2032 8502	MOV	R2+◆R4	ESS ENTRY INTO SECOND WORD
0430 2034 0546	DECT	26	
0440 2036 0646	DECT	26	R6 HOW HAS PROPER OVERRUN ADDRESS
			a and the state of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of th

0.	450			TOP	JUT	∌ ORLF	
_		203A					
9.	450		25A0		JUT	9FR	DUTPUT INITIAL QUERRY
			F354				
		Ξ040				R0	GET RESPONSE WITH ECHO
ij.	430	E042			JUT	⊅ ≎RLF	
			E350				
ŋ.	1 30	Ξ046			ΟI	R0,F	IS ANSWER AN F?
			4500				
		E04∂				FRES	YES. THEN JUMP TO FRES
90	510	E040			CI	20,2	IS ANSWER AN R?
		E04E					
		2050			JEQ		YES. THEM JUMP TO REST
		E052			JMP	TOP	IF MEITHER, THEM MISTAKE. TRY AGAI
-01	540			FRES	LI	RS,ERWP	ERROR WORKSPACE POINTER INTO R8
			FF63				
			೦ಕ೦ಕ			26, •83	
Ų.	550	205A			LΙ	R1,BYT	NUMBER OF STORE BYTES PER ERROR
		2050	0004				
Q ²	570	E057			MBV	R1,94(3)	PUT INTO RE OF ERR
			0004				
		2032			INC	₹1	ROUND UP BYTES TO WORDS
Đ,	590	E034	0811			P1+1	
0	500	$\Xi 0.5.5$	0311		SLA	₹1+1	
Û	610	Ξ063			LI	R2,7UM	NUMBER OF ERRORS ALLOWED IN STACK
		Ξ03A	0003				
0	320	E060	3331		MER.	P1,R2	NUMBER OF BYTES ALLOWED IN STACK I
ij.	330	Ξ03Ξ	0036			R6, R2	OVERRUM ADDRESS INTO R2
Û	640	E070	5033		3	R3•R2 R2•92(3)	START OF STACK INTO RE
0	5 5 0	E072			MOV	R2,32(8)	START OF STACK INTO R1 OF ERR
		E074	00002				
0	560	E076	0902		MOV	R2. 3 20(3)	START OF STACK INTO Rio OF ERR
			0014				
Ü	37 <i>0</i>	E07A	0420	PEST	BLWP	JVECT	SYMCHRUNIZE MICROS
		_	FF24				
Û	<u>6</u> 30	EORE	0230		ΟI	R0•F	IO THIS A FRESHITART?
		2030	4600				
9	390	€032	1602		JHE	გვუ	NO. THEN RETURN AS FROM ESC
1)	700	E034			B	acada	FREST START. SO SO TO CODE
			EADD				
ij	710	€033	0550	មន្ទាវ	LWPI	ESMP	EBC MORKBACE
		E03A	FF3C				
I)	720	E030	0.330		STRE		
		E032		•			

```
0740 E03E
0730 E08E
                                        CCCC OVHO DESMENT C
                     ABR5 ⇒8100
0760 E100
0770 E100
                                        BASE ADDRESS FOR CONTROL
0730 E100 0200 DYHC
                     LΙ
                           312.0∃H7
     2102 0120
                      BBZ
                                        TRIBBER THE RECET
0790 E104 1E00
                          0
0300 E103 10FF WAIT
                     JMP WAIT
                                        MAIT HERE FOR THE RESET
0810 E108 08E0 PEEM
                     CWPI DYWR
                                        RELUAD WORKSPACE ROINTER URDM REEN
     E10A FF28
0320 8100 0200
                     LΙ
                           R12:0ER
                                        BASE ADDRESS FOR () - CUTPUT
     E10E 0030
                      DBO
0830 E110 1D12
                          13
                                         EMABLE RECEIVER INTERPURT
                           R12,CUNT
                                         BASE ADDRESS FOR CONTROL
0340 2112 0200
                     LΙ
     E114 0120
                                         QUIESCENT CLK
0350 E116 ID03
                      BBI
                                         QUIESCENT SET
0350 E113 1D02
                      S DEC
0870 E118 1E04
                      ÇBZ.
                           4
                                         RESET SYSTEM
0830 E110 1D04
0890 E11E 1E01
                      SPO
                          4
                                         TURN ON SYSTEM
                      SBZ
                           1
                           R12, INRR
                                         INTERRUPT BASE ADDRESS
0900 6120 0200
                      LΙ
     E122 0100
                                         ENABLE ESC AT 9901
0910 E124 1004
                      SBO 4
                      3BO
0920 2126 1005
                           5
                                         ENABLE ERR AT 9901
0930 E128 0380
                      PINT &
0940 E12A
0950 E12A
0960 E1CA
0970 2200
                      AURS >5200
                                        CCCC EBBARE BEGMENT Asso
0980 5200
0990 2200 0300 ZCC
                      LIMI 0
                                        TURN DEF ALL INTERRUPTS
     2202 0000
1000 8204 0200
                                        BASE ADDRESS FOR CONTROL
                     LΙ
                           R12:0UNT
     E206 0120
1010 E208 1D01
                     393 1
                                        TURN OFF SYSTEM
1020 2209 0480
                     OLR RD
                                        PREPARE RO
1030 2200 0200
                           R12,3ER
                     LΙ
                                         SERIAL BASE ADDRESS
     E20E 0080
1040 2210 3600
                      STOR R0.8
                                        SET INTERPURT CHARACTER
1050 E212 1D12
                                        CLEAR INTERBURT
                      IBO 18
                           R0.E300
1050 E214 0280
                     \mathbb{C}\mathbf{I}
                                        IS IT AN ESS?
     E215 1900
1070 2213 1301
                      JED MON
                                        YES. THEN JUMP TO MON
1039 E21A 0330
                     2 Tu2
                                        NO. THEM RETURN
1090 E210 03A0 MOH
                     BL 9-30
                                        SO TO MONITOR
     E213 Ja30
1130 3220
```

```
1110 3330
1120 2320
1130 5250
                      ADRS >E250
                                         CKKK ERROR BESMENT > >>
1140 2250
1160 3850 0200 3PR
                          313.IJHT
                                         CONTROL BASE ADDRESS
                      LΙ
     2252 0120
                      CRO
1170 8854 1201
                           1
                                         TURN OFF SYSTEM
                          22.23
1190 3256 0002
                      437
                                         MAN BYTE COURT INTO RE
1130 3253 0048
                           214++21+
                      11317
                                          CTORE RO AT ERROR DM STACK
1200 E239 0543
                      DEST RS
                                         DECREMENT THE BYTE COUNT
1210 2250 1202
                      332
                                          SETUR THE READ
                           2
1220 E25E 1D02
                      380 2
                                         IMPUT BASE ADDRESS
1230 2260 0200 READ LI
                           R13.INPT
     E232 0130
1240 2264 3611
                      STOR *R1.3
                                         READ DNE BYTE DNTD STACK
1250 2266 0531
                      1330
                          \approx 1
                                         INCREMENT ERROR STACK POINTER
1260 2268 0603
                      DEC
                           23
                                         DECREMENT BYTE COUNT
1270 2269 1305
                      JED DONE
                                         SO TO DOME IF FIMISHED
1830 88:0 0800
88:8 0180
                           212:03NT
                      LΙ
                                         CONTROL BASE ADDRESS
1290 2270 1203
                      BBB
                           3
                                         CLOCK TO HEKT BYTE
                           3
1300 2272 1003
                      IBI
1010 3274 1075
                           READ
                      1343
                                         GO SET NEKT BYTE
                                         POUND UP EPPOR STACK POINTER
1320 2274 0531 DOME INC
                           ₹ 1
1330 2273 0811
1340 227<del>3</del> 0811
                           ₹1+1
                      IR∂
                      CLA
                           \otimes 1 \cdot 1
1350 E270 0002
1360 E27E 0583
                      31077
                           R2,83
                                         BYTE COUNT
                           P 3
                                         ROUND IT UP
                      INC
1370 2230 0310
                       F.F.
                           R3•1
1330 8232 0313
                      21.A
                          33,1
1330 2234 3001
                      æ
                           21⋅23
                                         WILL WE OVERRUN ON NEXT ERROR?
1400 E225 3003
                           23,20
1410 E233 1B03
                      _1,+
                            DIVER:
                                          IF YOU JUMP TO DYER
                      BLWP DVECT
1430 S28A 0420
                                          SYCHMU IZE MICROS
     2230 FF24
1430 8238 0330
                      8198
                                          CONTINUE WHERE WE LEFT OFF
1440 8290 2FA0 DVER DUT @MBMD
                                          DUTPUT DVERRUN MESSAGE
     E292 E379
1450 8234 0204
                           R4,E3WP
                                          ESCAPE WORKSPACE POINTER TO 84
                      LΙ
     E296 FF30
1460 E298 090D
                      YEM
                          213•925(4)
                                         SETUR PSEUDO ESC RETURN
     E29A 001A
1470 2390 0902
                      MOV
                          814+923(4)
     E29E 0010
1480 E2A0 C90F
                      MOV
                           R15+930(4)
     E282 001E
1490 E284 Q04A
                      MBA 810.81
                                          RETURE START OF STACK TO RI
1500 E2A6 06A0
                            3>30
                                          RETINEM ET HOMASE
                      ΒĽ
     E288 0030
1510 E2AA
```

```
1520 E2AA
1530 E2A4
1340 E330
                       ABRS >8350
                                      <<<< MESSAGE LIST >>>>
1550 2330
15 0 E350 0D0A CRUF
                       DATA > 0D0A + 0
1570 2352 0000
1570 2354 4652 52
2356 4553
                       TEXT (FRESH START DR RESTART? (F DR R)/
     E353 4320
     E35A 5354
     2350 4152
2352 5420
     E360 4F52
     E362 2052
     2334 4553
     E355 3441
     2358 5254
     236A 3720
     2360 2846
     E36E 2048
     E370 5220
     2372 5229
1300 E374 0D0A
                       Data >0D0a, 0
     2376 0000
1590 E373 454F NOMO TEXT AND MORE ROOM IN ERROR STACK.A
     237A 204D
     E370 4F52
E373 4520
     E330 524F
     8338 4F4D
     E334 2049
     2336 4220
     E338 4552
     233A 524F
     3330 5220
     2332 5354
     E330 4143
     E332 4B2E
1600 E334 0D0A
                        Data >0D0a⋅0
     2006 0000
ខ្លួលផ្ល
                        EHD
```

MISSION of Rome Air Development Center

RANC plans and executes research, development, test and selected acquisition programs in support of Command, Control Communications and Intelligence (C^3I) activities. Technical and engineering support within areas of technical competence is provided to ESN Program Offices (POs) and other ESD elements. The principal technical mission areas are communications, electromagnetic guidance and control, surveillance of ground and aerospace objects, intelligence data collection and handling, information system technology, ionospheric propagation, solid state sciences, microwave physics and electronic reliability, maintainability and compatibility.

Printed by United States Air Force Hanscom AFB, Mass. 01731

%